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Abstract  11 
Integration of III-V high mobility channel materials in complementary metal oxide 12 
semiconductors (CMOS) and III-V photonic materials for integrated light sources on Si 13 
substrates requires low defect density III-V buffer layers in order to enable epitaxial growth 14 
of high crystal quality active layers. For the fabrication of In0.53Ga0.47As n-channel MOSFET 15 
on Si, a lattice matched InP buffer layer is one of the most effective approaches when used in 16 
combination with the aspect ratio trapping technique, an integration method known for 17 
reducing the density of defects formed during relaxation of strain induced by the lattice 18 
mismatch between InP and Si. The InP buffer should be planarized in order to improve 19 
thickness uniformity and roughness before subsequent deposition of active layers. In this 20 
work we discuss the development of InP planarization on 300mm Si wafers and investigate 21 
slurry composition effects on the final oxide loss and condition of the InP surface. To further 22 
explore viability of this approach we deposited an epitaxial In0.53Ga0.47As n-MOS channel 23 
layer on top of the planarized InP buffer. 24 
 25 
Introduction 26 
III-V high mobility channel materials are attractive potential candidates for continuing 27 
voltage scaling in advanced complementary metal oxide semiconductor (CMOS) devices. 28 
Amongst them, In53%Ga47%As has been extensively studied due to its high electron mobility 29 
and injection velocity compared to Si.1,2 Historically, the 53% In content has been selected to 30 
match the lattice constant of InP substrates, hence minimizing crystallographic defect density 31 
in the InGaAs channel. However, in order to grow In53Ga47As on Si, a large 8% lattice 32 
mismatch between film and substrate has to be taken into account. The development of an 33 
integration approach that enables the deposition of low defect density III-V channel layers on 34 
Si is one of the biggest challenges to overcome. The blanket deposition of III-V layers 35 
directly on silicon typically results in a high density of defects. The annihilation of defects 36 
through the use of thick strain relaxed buffer layers has limited usefulness due to thickness 37 
constrains imposed by thermal expansion coefficient mismatch, material cost and process 38 
throughput considerations. To overcome the large lattice mismatch a novel methodology for 39 
forming a “virtual” substrate by exploiting SiGe buffer approach has been proposed to 40 
achieve high quality III-V on Si blanket films.3 41 
Other strategies have been reported in the literature, such as the use of a low temperature 42 
nucleation layer to grow a GaAs/InP buffer heterostructure directly on Si,4 or the use of the 43 
aspect ratio trapping approach (ART).5 The aspect ratio trapping (ART) technique utilizes 44 
patterned oxide templates on Si substrates to grow III-V materials inside isolated trenches, 45 
allowing confining defects at their bottom, and reduces the limitation on the overall buffer 46 
layer thickness. For the fabrication of In0.53Ga0.47As n-channel MOSFET on Si, a lattice 47 
matched InP buffer layer is one of the most effective approaches when used in combination 48 
with the aspect ratio trapping technique. 49 
The deposition of InP in the patterned oxide template normally creates a non-uniform 50 
thickness distribution as the growth rate is affected by the presence of defects in the growing 51 
film. Moreover, {111} facet formation has been frequently reported.6 As a consequence, 52 
sub-nanometer roughness and thickness control cannot be achieved. The InP buffer should 53 
thus be planarized in order to improve thickness uniformity and roughness before subsequent 54 
deposition of the active layers. One of the possible solutions is to implement an intermediate 55 
III-V buffer planarization step.7,8,9 Buffer planarization can be followed by the in-situ 56 
pre-clean, including optional InP recess integrated with barrier and channel layer regrowth to 57 
yield high-mobility channels in the shape of a fin suitable for transistor fabrication. 58 
Experimental 59 
 When growing InP directly on Si to support the growth of an In53%Ga47%As channel, 60 
strong 3D nucleation due to strain relaxation is observed. Whenever InP 3D islands coalesce, 61 
stacking faults and twin boundaries form at the merging fronts contributing to an increase in 62 
the roughness of the heteroepitaxial layer. In order to control the roughness and the crystal 63 
quality of the deposited film, two main strategies are usually adopted: a very low temperature 64 
(< 425˚C) deposition of a nucleation layer to inhibit In diffusion and promote the formation 65 
of a high density of small islands, and the use of {111} Si surfaces to prevent the formation of 66 
anti-phase boundaries (APB)10 and minimize threading dislocations due to an unusual 67 
relaxation mechanism based on the formation of twins and stacking faults parallel to the 68 
InP/Si (111) interface.11 In this development we adopted both strategies within the ART 69 
approach to deposit InP directly on 300mm exact Si (001) substrates and achieve complete 70 
trench filling. This enabled the development of an InP CMP process that allowed the 71 
subsequent growth of an In53%Ga47%As channel. 72 
An AIXTRON CRIUS-R MOCVD system was used to grow InP films on patterned 73 
300mm on-axis Si (001) wafers. SEMI-standard 300mm wafers with (001) silicon surfaces 74 
were used to fabricate experimental test structures for III-V epitaxial deposition. These 75 
structures were created on Si substrates by forming a 180 nm thick thermal SiO2 layer 76 
followed by lithography and dry etching of trenches in the oxide in the [110] direction.  65 77 
nm wide trenches were opened in the oxide and spaced at 130 nm pitch. The oxide etch step 78 
created a 15 nm deep over-etch into the Si, with approximately 6 nm thick residual oxide left 79 
at the bottom of Si (001) trench while lateral {110} Si surfaces had significantly less residual 80 
oxide on them, as discussed previously.6 The dimension of the trenches along the [110] 81 
direction was 25.4 mm.  82 
Prior to deposition of InP, the oxide at the bottom of the trenches was removed by using a 83 
vapor HF/NH3 process,12,13 targeted to etch 2 to 3 nm of silicon dioxide, leaving the (001) 84 
surface at the trench bottom covered with a few nm of SiO2, to prevent InP nucleation on that 85 
(001) surface, as explained in detail in 6. However, the sidewalls of the bottom of the trench 86 
recessed into Si became oxide free during this process and exposed {111} facets during the 87 
bake step prior to the nucleation of InP. The formation of {111} facets can be explained as 88 
follows: the bake is conducted at high temperature (> 800 °C) for few minutes in pure H2 89 
ambient to remove the hydrogen passivation layer and any residual native oxide. During this 90 
bake step a thermal etch of the trench bottom {110} planes occurs at a significantly faster rate 91 
compared to {111} planes, resulting in exposing {111} Si facets that slightly undercut the 92 
SiO2 sidewalls as shown in Figure 1. This faster etch rate could be explained by the lower 93 
surface energy associated with the formation of {111} planes. The rest of the trench bottom 94 
still has the (001) surface covered with a thin layer of oxide which prevents InP nucleation. 95 
For the growth of InP films, trimethylindium (TMIn) was used as the group-III precursor, 96 
and tertiarybutylphosphine (TBP) and phosphine (PH3) were used as the group V precursors. 97 
The growth was carried out at low pressure and the temperature was measured with a 98 
multi-channel pyrometer, allowing real-time surface temperature profile monitoring. After the 99 
high temperature bake step completed, the surface of the wafer was saturated with arsenic in 100 
order to provide charge neutrality along the interface and promote the growth of single 101 
domain InP film.14 The saturation with arsenic was achieved by introducing 102 
tertiarybutylarsenic (TBA) in the reactor at a temperature below 500°C, immediately 103 
preceding the InP nucleation step. A highly inert arsenic passivation layer forms on the silicon 104 
{111} surface as the result of arsenic atoms adsorption and is limited to single monolayer 105 
coverage.14 106 
A two-step growth approach was also implemented, in which the first step aims at 107 
depositing an InP seed layer at low temperature (below 425 °C) using TBP with a V/III ratio 108 
of 25, and the second step is needed to bulk fill the oxide trenches with InP at 600 °C and 109 
with a V/III ratio of 100 by utilizing PH3 precursor. 110 
Planarization of deposited InP buffer layer was performed on a 300mm AMAT Reflexion 111 
CMP tool. The slurry formulation was optimized for pH level and abrasive solids’ 112 
concentration to evaluate process window, removal rate and selectivity to silicon oxide. In the 113 
first two iterations removal rates were evaluated using blanket InP wafers for an approximate 114 
process window, and then the effect of pH was studied on the patterned ART InP wafers 115 
before the final fine tuning experiment was conducted. It was found in the initial iteration that 116 
the removal rate was highly dependent on the pH of the slurry formulation and a fairly 117 
narrow range of pH value in the range between 2.3 and 3.0 was identified where the removal 118 
rate could be finely controlled. At pH levels above 3.0 the removal rate was reduced to almost 119 
zero and below 2.3 the removal rate increased rapidly but a large amount of phosphine gas 120 
was detected prohibiting operating in this regime due to safety considerations. 121 
Results 122 
InP Buffer Growth 123 
Figure 2a shows a top down view of the InP fins grown on Si. The overall filling of the 124 
trenches is good but several pits and thickness non-uniformities are visible in most trenches. 125 
The formation of pits on GaAs on Si fins has been previously associated with a high density 126 
of nanotwins propagating and kinking along the trench direction.6 Twinned planes have been 127 
frequently observed on InP fins in cross sectional TEM micrographs along [110], as shown in 128 
Figure 2b. Twin plane formation can be either the consequence of InP islands merging during 129 
the nucleation step or can be caused by thickness non-uniformities of the thin oxide layer at 130 
the trench bottom.6 The dark band at the trench bottom in Figure 2b is caused by the 131 
superposition of InP and Si crystal lattices in the trench recess, which generates two 132 
dimensional translational Moiré fringes; dark meandering lines in the lower half of the fin are 133 
threading dislocations annihilating on the oxide walls.  134 
The cross sectional SEM image of the InP layer in Figure 3a reveals that III-V fins, when 135 
they grow outside the trenches, have a 54.7˚ tilt towards [11ത0] or [1ത10]. When two adjacent 136 
fins have opposite tilt angles coalescence occurs as observed in several trenches in Figure 2a. 137 
The cross sectional TEM image of InP fins in Figure 3b shows several twinned lamellas 138 
nucleating at the SiO2 sidewalls and propagating in the InP layer; some end up being trapped 139 
at the opposite sidewall while others propagate outside the trenches. At these process 140 
conditions InP grows exposing {111} facets. Twin boundaries form on {111} planes which 141 
have a 54.7˚ angle with (001). When a twin boundary forms, the growth rate perpendicular to 142 
the boundary plane drops, causing the fin to tilt in the opposite direction where the growth 143 
rate is higher. It is not clear yet why the formation of twinned lamellas in the upper part of the 144 
oxide sidewalls seems to be specific to InP and has not been observed on GaAs on Si fins.6 145 
In order to prevent InP tilting outside the trenches, we reduced the InP growth time and 146 
targeted a filling of only 2/3 of the trenches. We then switched precursors and continued to 147 
grow InGaAs on top of the InP buffer, to evaluate the crystal quality and the morphology of 148 
the channel material without the planarization step. InGaAs was grown at 6000C using 149 
trimethylindium (TMIn) and trimethylgallium (TMGa) as the group-III precursor, and arsine 150 
(AsH3) as the group V precursor. Despite the good trench filling achieved, as shown in Figure 151 
4a, most of the InGaAs fins still show the 54.7˚ tilt towards [11ത0] or [1ത10] when growing 152 
outside the trenches (Figure 4b), suggesting the formation of nanotwins at the oxide 153 
sidewalls.  154 
The cross sectional STEM image reported in Figure 4b shows the interface between InP 155 
and InGaAs. InP grows inside the trenches exposing mainly {111} facets; the driving force 156 
for facet formation is believed to be the minimization of the oxide sidewall/III-V fin 157 
interfacial energy, which is achieved with the intrinsic reduction in contact area that occurs 158 
when {111} facets form.15 The In content of the InGaAs layer was designed to be 53%. The 159 
Ga EDS map of the III-V fin structure reported in Figure 4c shows that InGaAs stoichiometry 160 
is not uniform and phase separation occurs. Considering that InGaAs grows exposing {111} 161 
facets, an Indium content increase (or Gallium content decrease) is observed in 162 
correspondence of {111} InGaAs facets: Indium likely diffuses away from low angle planes 163 
like {113} {115} or (001) and accumulates on {111} facets. In order to confirm that the 164 
presence of {111} facets on the InP buffer promotes phase separation on the InGaAs layer we 165 
introduced a CMP step after the InP growth to planarize its surface and improve the control of 166 
the InGaAs channel stoichiometry. Moreover, the planarization step would allow a better 167 
control of the active layer thickness, which remains a significant challenge within the direct 168 
growth of InGaAs on the partial InP buffer layer when merged into one epitaxial step. In 169 
order to reduce void density to a level where it is sound for manufacturing, a significant InP 170 
overgrown thickness of more than 100 nm was required before the intermediate InP 171 
planarization step to address closing all the gaps in the fill. The overburden created as a result 172 
of this approach was removed by the CMP step leaving the trenches completely filled with 173 
InP. 174 
InP Chemical Mechanical Planarization 175 
The fine tuning of the InP CMP process was completed for the slurry formulation with 176 
pH levels in the range between 2.3 and 3.0. The concentration of solids was tuned in the 177 
range between 0.1% and 0.5%. Particle sizes were in the range of 35 - 120 nm. Most of the 178 
slurries which were tested incorporated particles within a range of 40-70 nm in size. A 5-point 179 
design of experiments was completed using these parameters at 60 second polishing times 180 
and a center point polished at 60 and 90 seconds (Figure 5). Hydrogen peroxide concentration 181 
was kept constant for all points at 0.5%. PH level was adjusted with either HNO3 or KOH 182 
after all chemicals and particle suspensions were combined. In those cases where addition of 183 
the particle suspension to the mixed chemicals would cause for a pH change into a range 184 
where colloidal instability might manifest, an intermediate pH adjustment was performed, 185 
prior to the addition of the particle suspension. 186 
InP polishing was performed on full 300mm wafers with the goal of removing all of the 187 
InP overburden and stopping on the silicon oxide template with the maximum oxide thickness 188 
loss limited to less than 10 nm. A single wafer was used for each point in the design of 189 
experiments and wafers were cross-sectioned in order to collect tilt and cross-SEM images 190 
from the center of each wafer. The results of the physical analysis are shown in Figures 6 and 191 
7. 192 
The optimal performance was achieved at 60 second polish with 0.5% solids and a pH of 193 
2.3 which produced 2.3 nm root mean square roughness as measured by AFM. A similar 194 
result was observed with a 90 second polish time at 0.3% solids and a pH of 2.65 and an 195 
AFM root mean square roughness of 2.4 nm. The estimated oxide loss was 9 nm for 60 196 
second polish time and close to 10 nm for 90 second polish time wafer. The optimal process 197 
window was defined for slurry with pH in the range between 2.3 and 2.65, solids composition 198 
in the range between 0.3% and 0.5% and polishing time between 60 and 90 seconds. 199 
Additional components in the slurry for topography and corrosion control as well as 200 
overpolish extension are not disclosed. 201 
An additional wafer was produced for continuing InGaAs regrowth experiment using the 202 
parameters established as yielding optimal results in the fine tuning InP CMP experiment. 203 
InGaAs channel regrowth demonstration 204 
After the CMP step, the wafer was reintroduced into the MOCVD reactor and baked at 205 
550 ˚C to remove the native oxide that formed on top of the InP buffer; a thin 20 nm 206 
In53%Ga47%As channel was then regrown on top of it, using the same process conditions that 207 
produced phase separation on the previous sample. Figure 8a shows a top down SEM image 208 
of the InGaAs channel; pits that formed during the deposition of the InP buffer are still 209 
present. The inset in Figure 8a, as well as the cross sectional TEM micrographs of Figure 8b 210 
and Figure 8c show that the InGaAs channel retraces the curved morphology of the 211 
underlying InP buffer: small {111} facets are present together with a large (001) surface. The 212 
distance between InGaAs and InP (001) planes is 20 nm. The high resolution TEM 213 
micrograph in Figure 9 shows a sharp interface between the two layers. No phase separation 214 
is observed in these layers, confirming that the issue is likely related to the presence of {111} 215 
facets in the underlying InP buffer, a phenomenon that is currently under investigation. 216 
However, the asymmetric InGaAs fin shape shown in the inset of Figure 8a suggests that twin 217 
defects nucleating on the upper part of the oxide sidewalls propagate into the InGaAs channel 218 
as well. 219 
Summary 220 
 In this work we have demonstrated the integration of an InP buffer on 300mm wafer size 221 
silicon substrates utilizing chemical mechanical planarization and aspect ratio trapping 222 
technique. The planarization process was investigated to determine the removal rate, 223 
overpolish and residual roughness as a function of the slurry pH and solids’ concentration. An 224 
optimized process, showing good stopping capability on the oxide template and low dishing 225 
of the oxide layer after the complete removal of InP buffer overburden, was established. The 226 
developed process is considered to be essential for integrating InP buffer materials on the 227 
silicon substrate as it was shown that the typical roughness of the as-grown InP layer, if used 228 
alone without the planarization step, is too high in order to fabricate uniform high mobility 229 
n-MOS channel or optoelectronic device layers. In order to explore the feasibility of the InP 230 
planarization approach for multi-layer III-V film stack structures, we demonstrated the 231 
deposition of a uniform InGaAs channel layer on top of the patterned InP buffer. 232 
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Figures 276 
 277 
 
Figure 1. TEM image of a cross section of the SiO2 trench with {111} Si facets exposed at 278 
the bottom edges. 279 
 280 
 281 
  
Figure 2. (a) Top-down view SEM image of InP fins on Si (001); (b) TEM image of a cross 282 
section along [110], the direction parallel to the trenches. 283 
 284 
 285 
 
Figure 3. (a) SEM image of a cross section along [11ത0] of InP fins selectively grown in 180 286 
nm deep SiO2 trenches with a nominal width of 65 nm. (b) TEM image of a cross section 287 
along [11ത0], showing the twinned lamellas, indicated by arrows. 288 
 289 
 290 
Figure 4. (a) Top-down view SEM image of InGaAs/InP fins on Si (001); (b) bright field 291 
HAADF-STEM image of a cross section along [11ത0], showing the tilted InGaAs fins; (c) 292 
(EDS)-TEM map of the Gallium Kα peak. 293 
 294 
 295 
 
Figure 5. Illustration of the InP CMP design of experiments. 296 
 297 
 298 
 
 
 
 
  
 
 
 
 
 
 
  
Figure 6. Cross-section SEM images of test structure post InP CMP. CMP parameters and 299 
measured AFM roughness are indicated for each cross-section. 300 
  301 
 302 
 
 
 
 
  
 
 
 
 
 
 
  
Figure 7. Tilt cross-section SEM images of test structure post InP CMP. 303 
 304 
 305 
 306 
Figure 8. (a) Top-down view SEM image of InGaAs/InP fins on Si (001); Inset: SEM image 307 
of a cross section along [11ത0] of InGaAs/InP fins and (b) TEM bright field image of 308 
InGaAs/InP fins; (c) TEM dark field image of the InGaAs/InP fin top. 309 
 310 
 311 
 312 
Figure 9. HAADF-STEM of the InGaAs/InP interface.  313 
 314 
